APA-viite (7. p.)
Zeller, S. (2025). Wide-Bandwidth Single-Bit Continuous-Time-Sigma-Delta-Modulation for Area- and Power-Efficient A/D Conversion with Low Jitter Sensitivity. FAU University Press.
Chicago-viite (17. p.)
Zeller, Sebastian. Wide-Bandwidth Single-Bit Continuous-Time-Sigma-Delta-Modulation for Area- and Power-Efficient A/D Conversion with Low Jitter Sensitivity. FAU University Press, 2025.
MLA-viite (9. p.)
Zeller, Sebastian. Wide-Bandwidth Single-Bit Continuous-Time-Sigma-Delta-Modulation for Area- and Power-Efficient A/D Conversion with Low Jitter Sensitivity. FAU University Press, 2025.
Varoitus: Nämä viitteet eivät aina ole täysin luotettavia.