Network-on-Chip

Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (No...

Täydet tiedot

Tallennettuna:
Bibliografiset tiedot
Aineistotyyppi: Online
Kieli:englanti
Julkaistu: IntechOpen 2022
Aiheet:
Linkit:ONIX_20220727_9781839681585_135
Tagit: Lisää tagi
Ei tageja, Lisää ensimmäinen tagi!
_version_ 1869519876556587008
collection Directory of Open Access Books
description Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems.
format Online
id doab-20.500.12854ir-90239
institution Directory of Open Access Books
language eng
publishDate 2022
publishDateRange 2022
publishDateSort 2022
publisher IntechOpen
publisherStr IntechOpen
record_format ojs
spelling doab-20.500.12854ir-902392024-04-11T20:35:29Z Network-on-Chip Alimi, Isiaka A. Aboderin, Oluyomi Muga, Nelson J. Teixeira, António L. Circuits & components thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TJ Electronics and communications engineering::TJF Electronics engineering::TJFC Electronics: circuits and components Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (NoC) system. This book gives a detailed analysis of various on-chip communication architectures and covers different areas of NoCs such as potentials, architecture, technical challenges, optimization, design explorations, and research directions. In addition, it discusses current and future trends that could make an impactful and meaningful contribution to the research and design of on-chip communications and NoC systems. 2022-07-27T08:16:34Z 2022-07-27T08:16:34Z 2022 book ONIX_20220727_9781839681585_135 9781839681585 9781839681486 9781839681592 https://directory.doabooks.org/handle/20.500.12854/90239 eng image/jpeg n/a https://www.intechopen.com/books/10269 https://mts.intechopen.com/storage/books/10269/authors_book/authors_book.pdf IntechOpen IntechOpen 10.5772/intechopen.91110 10.5772/intechopen.91110 78a36484-2c0c-47cb-ad67-2b9f5cd4a8f6 9781839681585 9781839681486 9781839681592 IntechOpen 110 open access
spellingShingle Circuits & components
thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TJ Electronics and communications engineering::TJF Electronics engineering::TJFC Electronics: circuits and components
Network-on-Chip
title Network-on-Chip
title_full Network-on-Chip
title_fullStr Network-on-Chip
title_full_unstemmed Network-on-Chip
title_short Network-on-Chip
title_sort network on chip
topic Circuits & components
thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TJ Electronics and communications engineering::TJF Electronics engineering::TJFC Electronics: circuits and components
topic_facet Circuits & components
thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TJ Electronics and communications engineering::TJF Electronics engineering::TJFC Electronics: circuits and components
url ONIX_20220727_9781839681585_135