A Chip-Area-Efficient Baseband Processing Core for FMCW Radar-based Sensor Network Localization

There exists a variety of industrial applications in local environments, with an increasing demand for low-power and high-precision local positioning solutions based on wireless sensor networks. The focus of developing autonomous and cooperative sensor nodes with localization functionality is on the...

Полное описание

Сохранить в:
Библиографические подробности
Главный автор: Ferizi, Alban
Формат: Online
Язык:английский
Опубликовано: FAU University Press 2025
Предметы:
Online-ссылка:ONIX_20251215T160010_9783944057279_10
Метки: Добавить метку
Нет меток, Требуется 1-ая метка записи!
_version_ 1869531518581342208
author Ferizi, Alban
author_browse Ferizi, Alban
author_facet Ferizi, Alban
author_sort Ferizi, Alban
collection Directory of Open Access Books
description There exists a variety of industrial applications in local environments, with an increasing demand for low-power and high-precision local positioning solutions based on wireless sensor networks. The focus of developing autonomous and cooperative sensor nodes with localization functionality is on the localization accuracy and range, energy efficiency and the size of the sensor nodes. In this context special attention is paid to the sensor digital signal processing, where the main task is to perform a Fast Fourier Transform (FFT). In this work the design of the radix-4 DIF FFT algorithm and its optimization with respect to hardware implementation for low-power local positioning systems is introduced. Furthermore, an area-efficient digital implementation of a baseband processing core for autonomous wireless sensor nodes with localization functionality is presented. The challenge for designing the digital system was to reduce memory requirements towards a low cost hardware design in general, and particularly for an ASIC design. Reducing chip area implies lower energy consumption and helps saving implementation and production costs. The presented novel baseband processing system concept has been implemented and verified on an FPGA. For the application scenario of a two-sweep-measurement system, an ASIC layout is designed based on the IBM 130 nm CMOS technology.
format Online
id doab-20.500.12854ir-170168
institution Directory of Open Access Books
language eng
publishDate 2025
publishDateRange 2025
publishDateSort 2025
publisher FAU University Press
publisherStr FAU University Press
record_format ojs
spelling doab-20.500.12854ir-1701682025-12-16T05:06:22Z A Chip-Area-Efficient Baseband Processing Core for FMCW Radar-based Sensor Network Localization Ferizi, Alban FMCW radar Diskrete Fourier-Transformation Digitale Signalverarbeitung thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TJ Electronics and communications engineering There exists a variety of industrial applications in local environments, with an increasing demand for low-power and high-precision local positioning solutions based on wireless sensor networks. The focus of developing autonomous and cooperative sensor nodes with localization functionality is on the localization accuracy and range, energy efficiency and the size of the sensor nodes. In this context special attention is paid to the sensor digital signal processing, where the main task is to perform a Fast Fourier Transform (FFT). In this work the design of the radix-4 DIF FFT algorithm and its optimization with respect to hardware implementation for low-power local positioning systems is introduced. Furthermore, an area-efficient digital implementation of a baseband processing core for autonomous wireless sensor nodes with localization functionality is presented. The challenge for designing the digital system was to reduce memory requirements towards a low cost hardware design in general, and particularly for an ASIC design. Reducing chip area implies lower energy consumption and helps saving implementation and production costs. The presented novel baseband processing system concept has been implemented and verified on an FPGA. For the application scenario of a two-sweep-measurement system, an ASIC layout is designed based on the IBM 130 nm CMOS technology. 2025-12-16T05:06:21Z 2025-12-16T05:06:21Z 2025-12-15T15:02:47Z 2015 book ONIX_20251215T160010_9783944057279_10 https://library.oapen.org/handle/20.500.12657/109130 9783944057279 https://directory.doabooks.org/handle/20.500.12854/170168 eng FAU Studien aus der Elektrotechnik open access image/jpeg n/a https://library.oapen.org/bitstream/20.500.12657/109130/1/9783944057279.pdf FAU University Press 2c600dea-eece-4066-87be-da335e323fdb 9783944057279 130 Erlangen open access
spellingShingle FMCW radar
Diskrete Fourier-Transformation
Digitale Signalverarbeitung
thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TJ Electronics and communications engineering
Ferizi, Alban
A Chip-Area-Efficient Baseband Processing Core for FMCW Radar-based Sensor Network Localization
title A Chip-Area-Efficient Baseband Processing Core for FMCW Radar-based Sensor Network Localization
title_full A Chip-Area-Efficient Baseband Processing Core for FMCW Radar-based Sensor Network Localization
title_fullStr A Chip-Area-Efficient Baseband Processing Core for FMCW Radar-based Sensor Network Localization
title_full_unstemmed A Chip-Area-Efficient Baseband Processing Core for FMCW Radar-based Sensor Network Localization
title_short A Chip-Area-Efficient Baseband Processing Core for FMCW Radar-based Sensor Network Localization
title_sort chip area efficient baseband processing core for fmcw radar based sensor network localization
topic FMCW radar
Diskrete Fourier-Transformation
Digitale Signalverarbeitung
thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TJ Electronics and communications engineering
topic_facet FMCW radar
Diskrete Fourier-Transformation
Digitale Signalverarbeitung
thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TJ Electronics and communications engineering
url ONIX_20251215T160010_9783944057279_10
work_keys_str_mv AT ferizialban achipareaefficientbasebandprocessingcoreforfmcwradarbasedsensornetworklocalization
AT ferizialban chipareaefficientbasebandprocessingcoreforfmcwradarbasedsensornetworklocalization