InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links
In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 G...
Uloženo v:
| Hlavní autor: | |
|---|---|
| Médium: | Online |
| Jazyk: | angličtina |
| Vydáno: |
KIT Scientific Publishing
2021
|
| Témata: | |
| On-line přístup: | 34682 |
| Tagy: |
Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!
|