Cover Image

InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links

In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 G...

Full description

Saved in:
Main Author: Makon, Robert Elvis
Format: Online
Language:English
Published: KIT Scientific Publishing 2021
Subjects:
T1-995
InP DHBT
Phase detector
Phase-locked loop
Optical link
Clock and data recovery
thema EDItEUR::T Technology, Engineering, Agriculture, Industrial processes::TB Technology: general issues
Online Access:34682
Tags: Add Tag
No Tags, Be the first to tag this record!
Summary:In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 GHz. The outstanding and (to some extent) record achievements throughout the work make an essential contribution to the development of future optical telecommunication networks operating at 80 Gbit/s.

Similar Items