InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links
In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 G...
保存先:
| 第一著者: | |
|---|---|
| フォーマット: | Online |
| 言語: | 英語 |
| 出版事項: |
KIT Scientific Publishing
2021
|
| 主題: | |
| オンライン･アクセス: | 34682 |
| タグ: |
タグなし, このレコードへの初めてのタグを付けませんか!
|
| 要約: | In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 GHz. The outstanding and (to some extent) record achievements throughout the work make an essential contribution to the development of future optical telecommunication networks operating at 80 Gbit/s. |
|---|