InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links

In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 G...

Volledige beschrijving

Bewaard in:
Bibliografische gegevens
Hoofdauteur: Makon, Robert Elvis
Formaat: Online
Taal:Engels
Gepubliceerd in: KIT Scientific Publishing 2021
Onderwerpen:
Online toegang:34682
Tags: Voeg label toe
Geen labels, Wees de eerste die dit record labelt!
Omschrijving
Samenvatting:In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 GHz. The outstanding and (to some extent) record achievements throughout the work make an essential contribution to the development of future optical telecommunication networks operating at 80 Gbit/s.